post code master - the site for BIOS, POST & BEEP code information

Home | Products | View Cart | Contact Us

Intel JN440BX Motherboard BIOS Post Codes

  • Note - If the BIOS detects error 2C, 2E, or 30 (base 512K RAM error), it displays an additional word-bitmap (xxxx) indicating the address line or bits that failed. For example, '2C 0002' means address line 1 (bit one set) has failed. '2E 1020' means data bits 12 and 5 (bits 12 and 5 set) have failed in the lower 16 bits. The BIOS also sends the bitmap to the port 80 display. It first displays the check point code, followed by a delay, the high-order byts, another delay, and then the low-order byte of the error. It repeats this sequence continuously.
  • 02 - Verify real mode
  • 03 - Disable non-maskable interrupt (NMI)
  • 04 - Get processor type
  • 06 - Initialize system hardware
  • 08 - Initialize chipset with initial POST values
  • 09 - Set IN POST flag
  • 0A - Initialize CPU registers
  • 0B - Enable CPU cache
  • 0C - Initialize caches to initial POST values
  • 0E - Initialize I/O component
  • 0F - Initialize the local bus IDE
  • 10 - Initialize power management
  • 11 - Load alternate registers with initial POST valuesnew
  • 12 - Restore CPU control word during warm boot
  • 13 - Initialize PCI bus mastering devices
  • 14 - Initialize keyboard controller
  • 16 - BIOS ROM checksum
  • 17 - Initialize cache before memory autosize
  • 18 - 8254 timer initialization
  • 1A - 8237 DMA controller initialization
  • 1C - Reset programmable interrupt controller
  • 20 - Test DRAM refresh
  • 22 - Test keyboard controller
  • 24 - Set ES segment register to 4 GB
  • 26 - Enable A20 line
  • 28 - Autosize DRAM
  • 29 - Initialize POST memory manager
  • 2A - Clear 512 KB base RAM
  • 2C - RAM failure on address line xxxx
  • 2E - RAM failure on data bits xxxx of low byte of memory bus
  • 2F - Enable cache before system BIOS shadow
  • 30 - RAM failure on data bits xxxx of high byte of memory bus
  • 32 - Test CPU bus-clock frequency
  • 33 - Initialize POST dispatch manager
  • 34 - Test CMOS RAM
  • 35 - Initialize alternate AGPset registers
  • 36 - Warm start shut down
  • 37 - Reinitialize the chipset (MB only)
  • 38 - Shadow system BIOS ROM
  • 39 - Reinitialize the cache (MB only)
  • 3A - Autosize cache
  • 3C - Configure advanced chipset registers
  • 3D - Load alternate registers with CMOS valuesnew
  • 40 - Set Initial CPU speed new
  • 42 - Initialize interrupt vectors
  • 44 - Initialize BIOS interrupts
  • 45 - POST device initialization
  • 46 - Check ROM copyright notice
  • 47 - Initialize manager for PCI option ROMs
  • 48 - Check video configuration against CMOS RAM data
  • 49 - Initialize PCI bus and devices
  • 4A - Initialize all video adapters in system
  • 4B - Display QuietBoot screen
  • 4C - Shadow video BIOS ROM
  • 4E - Display BIOS copyright notice
  • 50 - Display CPU type and speed
  • 51 - Initialize EISA motherboard
  • 52 - Test keyboard
  • 54 - Set key click if enabled
  • 56 - Enable keyboard
  • 58 - Test for unexpected interrupts
  • 59 - Initialize POST display service
  • 5A - Display prompt 'Press F2 to enter SETUP'
  • 5B - Disable processor cache
  • 5C - Test RAM between 512 and 640 KB
  • 60 - Test extended memory
  • 62 - Test extended memory address lines
  • 64 - Jump to UserPatch1
  • 66 - Configure advanced cache registers
  • 67 - Initialize multiprocessor APIC
  • 68 - Enable external and processor caches
  • 69 - Setup System Management Mode (SMM) area
  • 6A - Display external L2 cache size
  • 6C - Display shadow-area message
  • 6E - Display possible high address for UMB recovery
  • 70 - Display error messages
  • 72 - Check for configuration errors
  • 74 - Test real-time clock
  • 76 - Check for keyboard errors
  • 7A - Test for key lock on
  • 7C - Set up hardware interrupt vectors
  • 7E - Initialize coprocessor if present
  • 80 - Disable onboard Super I/O ports and IRQs
  • 81 - Late POST device initialization
  • 82 - Detect and install external RS232 ports
  • 83 - Configure non-MCD IDE controllers
  • 84 - Detect and install external parallel ports
  • 85 - Initialize PC-compatible PnP ISA devices
  • 86 - Re-initialize onboard I/O ports
  • 87 - Configure motherboard configurable devices
  • 88 - Initialize BIOS Data Area
  • 89 - Enable Non-Maskable Interrupts (NMIs)
  • 8A - Initialize extended BIOS data area
  • 8B - Test and initialize PS/2 mouse
  • 8C - Initialize diskette controller
  • 8F - Determine number of ATA drives
  • 90 - Initialize hard-disk controllers
  • 91 - Initialize local-bus hard-disk controllers
  • 92 - Jump to UserPatch2
  • 93 - Build MPTABLE for multiprocessor boards
  • 94 - Disable A20 address line (Rel. 5.1 and earlier)
  • 95 - Install CD-ROM for boot
  • 96 - Clear huge ES segment register
  • 97 - Fix up multiprocessor table
  • 98 - Search for option ROMs
  • 99 - Check for SMART Drive
  • 9A - Shadow option ROMs
  • 9C - Set up power management
  • 9E - Enable hardware interrupts
  • 9F - Determine number of ATA and SCSI drives
  • A0 - Set time of day
  • A2 - Check key lock
  • A4 - Initialize typematic rate
  • A8 - Erase F2 prompt
  • AA - Scan for F2 key stroke
  • AC - Enter SETUP
  • AE - Clear IN POST flag
  • B0 - Check for errors
  • B2 - POST done - prepare to boot operating system
  • B4 - One short beep before boot
  • B5 - Terminate QuietBoot
  • B6 - Check password (optional)
  • B8 - Clear global descriptor table
  • B9 - Clean up all graphics
  • BA - Initialize DMI parameters
  • BB - Initialize PnP Option ROMs
  • BC - Clear parity checkers
  • BD - Display MultiBoot menu
  • BE - Clear screen (optional)
  • BF - Check virus and backup reminders
  • C0 - Try to boot with INT 19
  • C1 - Initialize POST Error Manager (PEM)
  • C2 - Initialize error logging
  • C3 - Initialize error display function
  • C4 - Initialize system error handler
  • E0 - Initialize the chipset
  • E1 - Initialize the bridge
  • E2 - Initialize the processor
  • E3 - Initialize system timer
  • E4 - Initialize system I/O
  • E5 - Check force recovery boot
  • E6 - Checksum BIOS ROM
  • E7 - Go to BIOS
  • E8 - Set huge segment
  • E9 - Initialize multiprocessor
  • EA - Initialize OEM special code
  • EB - Initialize PIC and DMA
  • EC - Initialize memory type
  • ED - Initialize memory size
  • EE - Shadow boot block
  • EF - System memory test
  • F0 - Initialize interrupt vectors
  • F1 - Initialize runtime clock
  • F2 - Initialize video
  • F3 - Initialize beeper
  • F4 - Initialize boot
  • F5 - Clear huge segment
  • F6 - Boot to mini-DOS
  • F7 - Boot to full DOS
Home | Products | Contact Us | View Cart | © 2012 Microsystems Development Tech. Inc.