post code master - the site for BIOS, POST & BEEP code information

Home | Products | View Cart | Contact Us

Intel BL440ZX Motherboard BIOS Post Codes

  • 00 - Copying of code to specific area complete. Ready to give control to INT19 boot loader.
  • 03 - NMI is Disabled. Check soft reset/power-on.
  • 05 - BIOS stack set. Disable cache if any.
  • 06 - Uncompress POST code.
  • 07 - Initialize processor and initialize processor data area.
  • 08 - Next, calculate CMOS checksum.
  • 0B - Next, do any initialization before executing keyboard BAT.
  • 0C - Keyboard controller I/B free. Issue the BAT command to keyboard controller.
  • 0E - Any initialization after keyboard controller BAT to be done next.
  • 0F - Write keyboard command byte.
  • 10 - Issue pin 23, 24 blocking/unblocking command.
  • 11 - Check whether <INS>, <END> keys were pressed during power on.
  • 12 - Initialize CMOS if 'Init CMOS in every boot' is set or if <END> key is pressed. Then disable DMA and interrupt controllers.
  • 13 - Video display is disabled and port B is initialized. Chipset initialization about to begin.
  • 14 - 8254 Tmer Test is about to start.
  • 19 - Memory Refresh Test is about to start.
  • 1A - Memory Refresh line is toggling. Check 15 Ás ON/OFF time.
  • 23 - Read 8042 input port and disable Megakey GreenPC feature. Make BIOS code segment writeable.
  • 24 - Do any setup before interrupt vector initialization.
  • 25 - Interrupt vector initialization to begin. Clear password if necessary.
  • 27 - Next, do any initialization before setting video mode.
  • 28 - Set monochrome mode and color mode.
  • 2A - Start initialization of different buses, if present (system, static, output devices).
  • 2B - Give control for any setup required before optional video ROM check.
  • 2C - Look for optional video ROM and give control.
  • 2D - Give control to do any processing after video ROM returns control.
  • 2E - If EGA/VGA not found, then execute Display Memory R/W Test.
  • 2F - EGA/VGA not found. Display Memory R/W Test about to begin.
  • 30 - Display Memory R/W Test passed. Look for the retrace checking.
  • 31 - Display Memory R/W Test or retrace checking failed. Do Alternate Display Memory R/W Test.
  • 32 - Alternate Display Memory R/W Test passed. Look for the alternate display retrace checking.
  • 34 - Video display checking complete. Next, set display mode.
  • 37 - Display mode set. Then display the power-on message.
  • 38 - Start initialization of different buses, if present (input, IPL, general devices).
  • 39 - Display different buses initialization error messages.
  • 3A - New cursor position read and saved. Ready to display the Hit <DEL> message.
  • 40 - Prepare the descriptor tables.
  • 42 - Enter virtual mode for memory test.
  • 43 - Enable interrupts for diagnostics mode.
  • 44 - Initialize data to check memory wrap-around at 0:0.
  • 45 - Data initialized. Check for memory wrap-around at 0:0, and find the total system memory size.
  • 46 - Memory wrap-around test done. Memory size calculation complete. Ready to write patterns to test memory.
  • 47 - Pattern to be tested written in extended memory. Next, write patterns in base 640 K memory.
  • 48 - Patterns written in base memory. Find amount of memory below 1 M.
  • 49 - Amount of memory below 1 M found and verified. Find out amount of memory above 1 M.
  • 4B - Amount of memory above 1 M found and verified. Check for soft reset and clear memory below 1 M for soft reset. (If power on, go to check point 4Eh).
  • 4C - Memory below 1 M cleared. (Soft reset) Clear memory above 1 M.
  • 4D - Memory above 1 M cleared. (Soft reset) Save the memory size. (Go to checkpoint 52h).
  • 4E - Memory test started. (Not Soft Reset) Ready to display the first 64 K memory size.
  • 4F - Memory size display started. This will be updated during memory test. Run sequential and random memory test.
  • 50 - Memory testing/initialization below 1M complete. Ready to adjust displayed memory size for relocation/shadow.
  • 51 - Memory size display adjusted due to relocation/shadow. Memory test above 1 M to follow.
  • 52 - Memory testing/initialization above 1 M complete. Ready to save memory size information.
  • 53 - Memory size information is saved. Processor registers are saved. Ready to enter real mode.
  • 54 - Shutdown successful, processor in real mode. Ready to disable gate A20 line and disable parity/NMI.
  • 57 - Successfully disabled A20 address line and parity/NMI. Ready to adjust memory size depending on relocation/shadow.
  • 58 - Memory size adjusted for relocation/shadow. Ready to clear Hit <DEL> message.
  • 59 - Hit <DEL> message cleared. <WAIT...> message displayed. Ready to start DMA and Interrupt Controller Test.
  • 60 - DMA Page Register Test passed. Ready to start DMA#1 Base Register Test.
  • 62 - DMA#1 Base Register Test passed. Ready to start DMA#2 Base Register Test.
  • 65 - DMA#2 Base Register Test passed. Ready to program DMA unit 1 and 2.
  • 66 - DMA unit 1 and 2 programming complete. Ready to initialize 8259 interrupt controller.
  • 7F - Extended NMI sources enabling is in progress.
  • 80 - Keyboard test started. Clearing output buffer, checking for stuck key. Next, issue keyboard reset command.
  • 81 - Keyboard reset error/stuck key found. Ready to issue keyboard controller interface test command.
  • 82 - Keyboard controller interface test complete. Ready to write command byte and initialize circular buffer.
  • 83 - Command byte written, global data initialization complete. Check for lock-key.
  • 84 - Lock-key checking complete. Next, check for memory size mismatch with CMOS.
  • 85 - Memory size check complete. Next, display soft error and check for password or bypass Setup.
  • 86 - Password checked. Ready to do programming before Setup.
  • 87 - Programming before Setup complete. Uncompress Setup code and execute.
  • 88 - Returned from CMOS Setup program and cleared screen. Ready to do programming after Setup.
  • 89 - Programming after Setup complete. Display power-on message.
  • 8B - First screen message displayed. <WAIT...> message displayed. PS/2 mouse check and extended BIOS data area allocation to be done.
  • 8C - Ready to start Setup options programming.
  • 8D - Ready to reset hard disk controller.
  • 8F - Hard disk controller reset complete. Floppy setup to be done next.
  • 91 - Floppy setup complete. Hard disk setup to be done next.
  • 95 - Start initialization of different buses optional ROMs from C800.
  • 96 - Ready to do any init before C800 optional ROM control.
  • 97 - Any initialization before C800 optional ROM control is complete. Next, do optional ROM check and control.
  • 98 - Optional ROM control is complete. Next, give control to do any required processing after optional ROM returns control and enable external cache.
  • 99 - Do any initialization required after optional ROM Test is over. Ready to set up timer data area and printer base address.
  • 9A - Return after setting timer and printer base address. Ready to set the RS-232 base address.
  • 9B - Returned after RS-232 base address. Ready to do any initialization before coprocessor test.
  • 9C - Required initialization before coprocessor test is complete. Ready to initialize coprocessor next.
  • 9D - Coprocessor initialized. Ready to do any initialization after Coprocessor Test.
  • 9E - Initialization after Coprocessor Test is complete. Ready to check extended keyboard, keyboard ID, and NumLock.
  • A2 - Ready to display any soft errors.
  • A3 - Soft error display complete. Ready to set keyboard typematic rate.
  • A4 - Keyboard typematic rate set. Ready to program memory wait states.
  • A5 - Ready to enable parity/NMI.
  • A7 - NMI and parity enabled. Ready to do any initialization required before giving control to optional ROM at E000.
  • A8 - Initialization before E000 ROM control complete. E000 ROM to get control next.
  • A9 - Returned from E000 ROM control. Ready to do any initialization required after E000 optional ROM control.
  • AA - Initialization after E000 optional ROM control complete. Ready to display the system configuration.
  • AB - Put INT13 module runtime image to shadow RAM.
  • AC - Generate MP for multiprocessor support, if present.
  • AD - Put CGA INT10 module, if present, in shadow RAM.
  • AE - Uncompress SMBIOS module, initialize SMBIOS code, and form the runtime SMBIOS image in shadow RAM.
  • B1 - Ready to copy any code to specific area.
  • D0 - NMI is disabled. Onboard keyboard controller and real time clock enabled (if present). Initialization code checksum verification starting.
  • D1 - Keyboard controller BAT test, CPU ID saved, and going to 4GB flat mode.
  • D3 - Initialize chipset, start memory refresh, and determine memory size.
  • D4 - Verify base memory.
  • D5 - Initialization code to be copied to segment 0 and control to be transferred to segment 0.
  • D6 - Control is in segment 0. Used to check if in recovery mode and to verify main BIOS checksum. If in recovery mode or if main BIOS checksum is wrong, go to check point E0 for recovery. Otherwise, go to check point D7 to give control to main BIOS.
  • D7 - Find main BIOS module in ROM image.
  • D8 - Uncompress the main BIOS module.
  • D9 - Copy main BIOS image to F000 shadow RAM and give control to main BIOS in F000 shadow RAM.
  • E0 - Onboard diskette controller (if any) is initialized. Compressed recovery code is uncompressed at F000:0000 in shadow RAM. Give control to recovery code at F000 in shadow RAM. Initialize interrupt vector tables, system timer, DMA controller, and interrupt controller.
  • E8 - Initialize extra (Intel recovery) module.
  • E9 - Initialize diskette drive.
  • EA - Try to boot from diskette. If reading of boot sector is successful, give control to boot sector code.
  • EB - Boot from diskette failed; look for ATAPI (LS-120, Zip) devices.
  • EC - Try to boot from ATAPI device. If reading of boot sector is successful, give control to boot sector code.
  • EF - Boot from diskette and ATAPI device failed. Give two beeps. Retry the booting procedure (go to check point E9).
Home | Products | Contact Us | View Cart | © 2012 Microsystems Development Tech. Inc.